Abstract-This paper describes the design and analysis of three types of multiple-valued PLA's: 'lype 1 PLA's realize functions directly in the form of the MAX of MIN of literal functions and constants. In Type 2 PLA's, the body of the PLA is binary and the output is encoded as a multiple-valued logic value.
I. INTRODUCTION 
0
NE of the most pressing problems in present-day twovalued systems is interconnection complexity, both inchip and between chips [8] . It is evident that multiple-valued logic (MVL) is useful for reducing interconnections. Thus, various MVL systems have been proposed for many years.
When we design multiple-valued VLSI (MV-VLSI), we encounter the same problems as in two-valued systems. The first problem is the enormous design complexity of VLSI's. As the number of the elements in a chip increases, design time increases exponentially. Because logic design of multiple-valued systems is usually much more complicated than two-valued systems, this problem is more important in MV-VLSI's. In order to reduce the design time and errors, automatic design is indispensable in MV-VLSI's. However, even in twovalued systems, automatic design of logic circuit is very difficult. Although automatic design systems for random logic circuits which produce good circuits are known [3] , [4] , [ 191, they do not always generate optimum circuits. The only two-valued circuits which are successfully designed by a complete automatic system and whose optimality is guaranteed are programmable logic arrays (PLA's) [ 181.
The second problem is the testability of the VLSI's. In the modern VLSI's, testing cost often dominates the total production cost [2] . In order to overcome the design complexity and testability problems, circuits having regular structure such as PLA's ROM's, and RAM's are extensively used in many of the VLSI's. For example, recent VLSI microprocessors such Manuscript received August 23, 1986; revised April 2, 1987 . A preliminary version of this paper was presented at the 16th International Symposium on Multiple Valued Logic, Blacksburg, VA, May 1986.
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as BELLMAC 32A [12] and Motorola MC68020 121 use PLA's extensively in the control part of the processors. PLA's can also be used to implement complex MVL circuits. Therefore, PLA's are the most promising vehicle for implementing complex MVL circuits. In this paper, the author proposes three types of multiplevalued PLA ' 
where V denotes the MAX operator and . denotes the MIN operator. gi (i = 0, 1, . . . , p -1) is a p-valued input function which takes only two values 0 and p -1. They denote the input combinations such that f (Xi, XT, . . . , X,) = i. In (2.1), go can be omitted. (p -l), which is the largest value, can also be omitted from (2.1). Therefore, (2.1) can be rewritten as f=l*g,V.
.
Each subfunction gi (i = 1,2, . . . ,p -1) of (2.2) can be represented as the sum-of-products ( There are many ways to choose the set of literals. We choose the minimum universal set of literals, which can represent any other literal by a logical product of some of the literals in the set, and contains the minimum number of elements. As shown in the Appendix, the minimum universal set of literals contains p elements. Because each literal generator has p outputs, and (p -2) different constants are used in the MIN array in Fig. 1 , the number of rows in the MIN array is HI = np + (p -2).
Theorem 2.1: Type 1 PLA realizes an arbitrary p-valued logic function. Let W be the number of columns necessary to realize an n-variable function, then W I [p -1)p"-' 1 Proofi It is clear that each column of Type 1 PLA realizes a product (j ) * Xpl * X2 * . . . X$ , where j is a constant such that 1 I j I p -1. Type 1 PLA realizes an arbitrary p-valued function as a MAX-of-MIN's of the form (2.2). The number of columns is equal to the number of products in (2.2). Each subfunction gi can be realized with at most P n-' products because gi can be represented by a canonical expression gi =VlG(Xi , a)XF * X2 * . . . * X2, where G(XI,a =gi(Xl,a~,a3,...,a,),ak~Pandk = 2,...,n. Therefore, the total number of products in (2.2) is at most (p -l)pn-'.
(Q.E.D.) The logic design of a Type 1 PLA can be done as follows. Algorithm 2.1: 1) Obtain a minimum sum-of-products expr&sion for gp-1.
2) For each gk, (k = p -2, . . . , l), obtain a minimum sum-of-products expression for gk. In this case, g,(k + 1 I rip-l)canbeusedasnoNYTCARssets.gi(i = l,e..,p-1) are p-valued input two-valued output functions and minimiza- Table I . In this case, the minimum universal set of literals is generated by a literal generator shown in Fig. 2 . By using the map shown in Fig. 3 , we can obtain the minimum sum-of-products expressions for sum and carry functions as follows: B. Physical Implementation The MAX and the MIN arrays are easily implemented by bipolar technology, but they require many transistors if realized by MOS technology. Therefore, this structure is unsuitable for MOS implementation. Proofi The number of columns of a 'Iype 2 PLA is equal to the total number of the products in the functions ho,hl,.-., h,-l . It is ciear that each function hj can be realized by at most p"-' products. Hence, we need at most r . p"-' products to represent an arbitrary function.(Q.E.D.) Example 3.Z: Let us design the adder of four-valued logic shown in Table I . Suppose that the four-valued output signal is represented by a pair of two-valued signals as shown in Table II . Then the function to be realized by the arrays can be represented as Table III . By using the maps shown in Fig. 7 , we can obtain the minimum sum-of-products expressions for st , SO, and CO as follows: TABLE III  TRUTH TABLE FOR B. Physical Implementation The AND and the OR arrays are easily implemented by both bipolar and MOS technology. When we realize a large PLA, dynamic CMOS circuit is the most attractive technology [ 121. In this case, a NOR-NOR structure is used to implement the AND and the OR arrays. When we need an extremely low-power system, a static CMOS circuit is also feasible [ 141. In this case, a NAND-NAND structure is used to implement the AND and the OR arrays to take advantage of the n-channel device in the serial device path For example, when p = 4, Type 2 PLA can be implemented as follows:
1) The literal generator is implemented as shown in Fig. 9 . For the NAND-NAND structure, which is logically equivalent to the AND-OR structure, we use Fig. 9(a) . While, for the NOR-NOR structure, which is logically equivalent to the OR-AND structure, every binary signal must be complemented and so we use Fig. 9(b) . The input-output relations of the inverters having different thresholds are shown in 2) The output encoder using a CMOS circuit is shown in Fig. 10(a) and denoted by the symbol shown in Fig. 10(b) . For all NAND-NAND Stl?.lCture, We Set c,, = o,cl = l,c, = 2, and C3 = 3', while for a NOR-NOR structure, we set Co = 3,C1 = 2,CZ = 1, and C, = 0. C. Comparison of Type I PLA to l)pe 2 PLA In the next section, we will consider the design of Type 2 PLA's in detail.
IV. OUTPUT ENCODING PROBLEM

A. Optimal Output Encoding for Adder
In Type 2 PLA's, a p-valued output signal is represented by an r-tuple of two-valud signals (ha, hi , . . . , h,-i ), where the natural binary encoding is used to relate the p-valued signal to binary signals, i.e., (0, 0, . . . , 0) represents 0, (0, 0, . . . ,p -1) represents l,..., and (p -1,p -l,...,p -1) represents 2' -1 = p -1. However, if another encoding is used to represent the p-valued signal, the size of the array can often be reduced.
Example 4.2: In realizing the adder in Example 3.1, we assign a pair of two-valued signals to represent a four-valued signal as shown in Table II . However, if we assign signals as shown in Table VI, we have Table VII . By using maps shown in Fig. 11 , we have the minimum sum-of-products expression for hl , ha, and CO as follows: Fig. 12 shows the Type 2 PLA for this function. Note that the first two terms of CO are shared with ho. In this PLA, only seven columns are used to realize the function. In this case, we need to permute the connection of constants in the output encoder to obtain the proper output values.
(End of Example). B. Optimal Output Encoding Problem for MVPLA As was illustrated in the Example 4.1, different output encodings derive PLA's with different complexities. Suppose that we can use programmable output encoders shown in Fig. 13 . In such a case, we can use any output encoding for each output.
Definition 4.1: The optimal output encoding of a Type 2 PLA is a set of encodings which makes the size of the arrays minimum.
For a p-valued single-output function, there are p! different ways of encodings. The exhaustive way to find an optimum output encoding requires p! minimization. For p = 4, the number is 4! = 24. This value can be reduced to 12 by considering the permutation of functions ho and hi. Table  VIII lists the 12 essentially different output encodings. As for the optimum output encoding problem for an moutput function, the exhaustive search requires (p!/[log ~1)~ minimizations, which is impractical for large problems. A heuristic method for optimal output phase assignment [ 171 can be used to obtain a good encoding if not optimal. The method decides which to realize, either the function or its complement for each output, so as to make the arrays as small as possible. Therefore, this method selects a good encoding out of 2"" possible encodings. The encoding shown in Table VI was obtained by this method. This encoding has been verified to be optimum by the exhaustive examination by using a computer.
C. Computer Simulation
Table IX compares the numbers of products for Type 1 PLA's, Type 2 PLA's with output encodings nonoptimized, and Type 2 PLA's with optimum output encodings. Randomly generated functions were used to compare the complexities of PLA's. For each function the number of input combinations which are mapped into i (i = 0, 1,2,3) is equal to 4"-' , where n is the number of the input variables. The optimum output encodings were obtained by the exhaustive method. Minimization of the expressions were done by QM (modified Quine-McClusky method [19] ) for n = 2 and 3 and by MINI2 for n = 4 and 5. When n = 5, output encoding optimum PLA's require on the average 3.7 percent fewer products than output encoding original PLA's. In most cases, 'ljpe 1 PLA's require more products than Type 2 PLA's with output encoding nonoptimized.
V. MULTIPLE-VALUED PLA WITH 2-Brr DECODERS In a two-valued PLA with two-bit decoders, the size of the arrays can be reduced by considering the assignment of the input variables to the decoders [16] , [17] . In an MVPLA having the structure shown in Fig. 14 , the size of the array can be reduced by using the similar technique. We call this PLA a Tjpe3 PLA.
Example 5.2: Suppose that the adder shown in Table I realized by the PLA having a structure shown in Fig. 14. In this case, each literal generator generates two literals as shown in Fig. 15 . In addition, we use the 2-bit decoder shown in Fig.  16 . Between the literal generators and the 2-bit decoders, we use a permutation network. Now, introduce four independent two-valued variables y i, y2, y3, and y4, to represent Xi and x2.
Let y, = Xj2'3) ,y2 = X,("3l ,y3 = Xi2,3), and y4 = x{',3) 2 * Then, ~7, = X/O") ,j2 = X:o'2) ,j3 = Xi"") , and j4 = x {0,2) 2 By using the new variables yi , y2, y3, and y4, the adder can be represented as shown in Table X . Next, introduce two super variables Yi = (Y19Y3) and y2 = (Y2,Y4). Then, Si , SO, and CO can be represented by maps shown in Fig.  17(a)-(c) . From these maps, we have the minimum sum-ofproducts expression: so = y2(03.30), co = y/33) " y1(03.30) . yz(33).
The PLA realizing these functions requires only five products.
By optimizing the output encodings, the size of the PLA is Table XI , we have the PLA with only four columns. In this case, Ca is realized instead of Co. As shown in Fig. 17(d) , CO can be written as co = y1(".301 . y2(wo3~30~ " y,(w . Fig. 18 shows the PLA realizing a four-valued adder. Note that the first term of Co is shared with Si . (End of example). Table XII compares the size of the four-valued adders for three different PLA's. Type 2 PLA's require smaller arrays than Qpe 1 PLA's. And Type 3 PLA's require smaller arrays than Type 2 PLA's although Type 3 PLA's require additional hardware such as a permutation network and 2-bit decoders.
VI. CONCLUSION AND COMPARISON TO OTHER METHODS
In this paper, the author proposed three types of PLA's. Because these PLA's use the minimum universal set of literals, they require the minimum number of literal lines. The array structure for four-valued logic proposed by [9] uses 14 literals for each input. On the other hand, the method in this paper uses only four literals. Thus, the height of the MIN array in this paper is about 29 percent of [9] . The four-valued PLA which can be obtained by extending [l l] uses only four literals {X jo} , Xi') ,X{*) , XI31 }. However, the MIN array using these literals cannot be minimized effectively, because each column of the MIN array realizes the product Xgl X2 . . . X> , where Xj"l may take only five different patterns, i.e., X(O) , XI') , Xl'1 , Xf31 , and X{",',2*31 . On the other hand, the Type 1 PLA proposed in this paper uses the minimum universal set of literals and the MIN array can usually be minimized into the half of [ll] or even smaller, because each column of the MIN array realizes the product of literal functions X,?, where the literal may take 15 different patterns. Indeed, Table 2 of [9] implies that the number of columns for Type 1 PLA is, on the average, 50-60 percent of [ 111. Thus, the Type 1 PLA proposed in this paper usually requires much smaller arrays than nreviouslv nublished ones I1 11, r91.
Although, the Type 1 PLA is easy to implement by bipolar technology, it is unsuitable for MOS realization. The Type 2 PLA is suitable for MOSKMOS implementation. Computer simulation shows that 'lype 2 PLA's are, on the average, smaller than Type 1 PLA's.
"Qpe 3 PLA's are suitable for adders although they need additional hardware such as permutation network and 2-bit decoders. 
